



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/087,880	03/04/2002	Mayan Moudgill	YOR9-2001-0204US1 (8728-	6258
7590	09/21/2004			EXAMINER TSAI, HENRY
F. CHAU & ASSOCIATES, LLP Suite 501 1900 Hempstead Turnpike East Meadow, NY 11554			ART UNIT 2183	PAPER NUMBER

DATE MAILED: 09/21/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	Application No.	Applicant(s)
	10/087,880	MOUDGILL, MAYAN
	Examiner	Art Unit
	Henry W.H. Tsai	2183

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) Responsive to communication(s) filed on 3/4/02.
- 2a) This action is **FINAL**.      2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) Claim(s) 1-19 is/are pending in the application.
- 4a) Of the above claim(s)    is/are withdrawn from consideration.
- 5) Claim(s)    is/are allowed.
- 6) Claim(s) 1-19 is/are rejected.
- 7) Claim(s)    is/are objected to.
- 8) Claim(s)    are subject to restriction and/or election requirement.

#### Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on    is/are: a) accepted or b) objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
a) All    b) Some \* c) None of:  
  1. Certified copies of the priority documents have been received.
  2. Certified copies of the priority documents have been received in Application No.   .
  3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- |   |   |
|---|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)   | 4) <input type="checkbox"/> Interview Summary (PTO-413)                     |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)  | Paper No(s)/Mail Date. <u>  </u>  |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date <u>3/4/02</u> | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
|   | 6) <input type="checkbox"/> Other: <u>  </u>                                |

**DETAILED ACTION**

***Claim Rejections - 35 USC § 102***

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 1-3, 10, and 11 are rejected under 35 U.S.C. 102(b) as being anticipated by Keckler et al. (U.S. Patent No. 5,574,939) (hereafter referred to as Keckler et al.'939).

Referring to claim 1, Keckler et al.'939, as claimed, a microprocessor for processing instructions (see Fig. 2), comprising: a plurality of clusters (22, see Fig. 2) for receiving the instructions, each of the clusters having a plurality of functional units (such as Integer Unit 44 and FP Unit 46, see Fig. 3, and col. 6, lines 22-25) for executing the instructions; and a plurality of register sub-files (Integer Register Files 50, or FP Register Files 52, see Fig. 3) each

Art Unit: 2183

having a plurality of registers (certainly existing in Integer Register Files 50, or FP Register Files 52, see Fig. 2) for storing data for executing the instructions, wherein each of the clusters is associated with corresponding one of the register sub-files (see Fig. 3, see also col. 6, lines 22-25, regarding each cluster have Integer Register Files 50, and FP Register Files 52) so that an instruction dispatched (by C-switch 24 and coordinated by Global Control Unit 26, see Fig. 2 and Col. 4, lines 31-33) to a cluster is executed by accessing registers in a register sub-file (Integer Register Files 50, or FP Register Files 52, see Fig. 3) associated with the cluster to which the instruction is dispatched.

Referring to claim 10, Keckler et al.'939 discloses, as claimed, a system for processing an instruction in a microprocessor, comprising: at least one cluster (22, see Fig. 2) having at least one functional unit (such as Integer Unit 44 and FP Unit 46, see Fig. 3, and col. 6, lines 22-25) for executing the instruction; and at least one register file (Integer Register Files 50, or FP Register Files 52, see Fig. 3) having a predetermined number of physical registers (certainly existing in Integer Register Files 50, or FP Register Files 52, see Fig. 2) to and from which data is write and read in accordance with the instruction, wherein the at least one

Art Unit: 2183

register file (Integer Register Files 50, or FP Register Files 52, see Fig. 3) has one write port (Integer Register Files 50, and FP Register Files 52 each have the write port for inputting the data thereto, see Fig. 3) to which an output of the at least one cluster (22, see Fig. 2) is connected, and data write operation in accordance with the instruction executed by the at least one functional unit (such as Integer Unit 44 and FP Unit 46, see Fig. 3, and col. 6, lines 22-25) is performed by accessing the physical registers of the at least one register file (Integer Register Files 50, or FP Register Files 52, see Fig. 3).

As to claim 2, Keckler et al.'939 also discloses: each of the register sub-files (see Fig. 3, see also col. 6, lines 22-25, regarding each cluster have Integer Register Files 50, and FP Register Files 52) has one write port (Integer Register Files 50, and FP Register Files 52 each have the write port for inputting the data thereto, see Fig. 3) to which a corresponding cluster sends data to be written into registers in a register sub-file (Integer Register Files 50, or FP Register Files 52, see Fig. 3) associated with the corresponding cluster.

As to claim 3, Keckler et al.'939 also discloses: the register sub-files (Integer Register Files 50, or FP Register Files 52, see Fig. 3) each have a same number of registers

Art Unit: 2183

(since all four clusters (22, 22, 22, 22, see Fig. 2) have the same Integer Register Files 50, or FP Register Files 52, see Fig. 3, see also col. 6, lines 22-25).

As to claim 11, Keckler et al.'939 also discloses: the at least one cluster includes multiple functional units (such as Integer Unit 44 and FP Unit 46, see Fig. 3, and col. 6, lines 22-25) each for executing different instructions.

#### **Claim Rejections - 35 USC § 103**

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

4. Claims 4-9, and 12-19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Keckler et al.'939 in view of Levy et

Art Unit: 2183

al. (U.S. Patent Application Publication No. 2001/0004755)

(hereafter referred to as Levy et al.'755).

Referring to independent claim 15, Keckler et al.'939, as claimed, a method for processing instructions in a microprocessor, comprising the steps of: providing clusters (22, 22, 22, 22 see Fig. 2) each having functional units (such as Integer Unit 44 and FP Unit 46, see Fig. 3, and col. 6, lines 22-25) for executing the instructions; dividing a register file into a plurality of register sub-files (Integer Register Files 50, or FP Register Files 52, see Fig. 3) each having registers (certainly existing in Integer Register Files 50, or FP Register Files 52, see Fig. 2) to store data for executing the instructions; associating each of the register sub-files (Integer Register Files 50, or FP Register Files 52, see Fig. 3) with corresponding one of the clusters (22, 22, 22, 22 see Fig. 2); selecting (by C-switch 24 and coordinated by Global control Unit 26, see Fig. 2) a cluster to which an instruction is dispatched; and dispatching the instruction (by C-switch 24 and coordinated by Global control Unit 26, see Fig. 2) to the selected cluster (22, see Fig. 2) wherein the instruction is executed by functional units (such as Integer Unit 44 and FP Unit 46, see Fig. 3, and col. 6, lines 22-25).

Keckler et al.'939 discloses the claimed invention except for: a register-renaming unit for renaming target registers in an instruction with registers in a register sub-file associated with a cluster to which the instruction is dispatched (claim 4); the register-renaming unit identifies a register to be used to store a value named by a target register in the instruction (claims 5 and 18); issue-queue units each of which is associated with a corresponding one of the clusters, an issue-queue unit holding instruction renamed by the register-renaming unit until the renamed instruction is issued to be executed in a cluster associated with the issue-queue unit (claims 6, 14 and 19); each of the issue-queue units holds state identifying which instructions need to be executed (claim 7); renaming target registers in the instruction with registers in a register sub-file associated with the selected cluster (claims 12 and 15); the architected registers are target registers in which a result of the instruction is stored (claim 13).

Levy et al.'755 shows, a register-renaming unit (Register Handler 28, see Fig. 9) for renaming target registers in an instruction (see Fig. 9 changing from instructions to instructions) with registers in a register sub-file associated with a cluster to which the instruction is dispatched; the register-renaming unit (Register Handler 28, see Fig. 9)

Art Unit: 2183

identifies a register to be used to store a value named by a target register in the instruction (see Fig. 9 changing from instructions to instructions); issue-queue units (see FP instruction queue 32; and Integer instruction queue 30 in Fig. 1) each of which is associated with a corresponding one of the clusters, an issue-queue unit (see FP instruction queue 32; or Integer instruction queue 30 in Fig. 1) holding instruction renamed by the register-renaming unit (Register Handler 28, see Fig. 9) until the renamed instruction is issued to be executed (see EXEC stage 54 in Fig. 2) in a cluster associated with the issue-queue unit (Register Handler 28, see Fig. 9); each of the issue-queue units (Register Handler 28, see Fig. 9) holds state (certainly existing in order to control the instruction issue) identifying which instructions need to be executed; renaming target registers (by Register Handler 28, see Fig. 9) in the instruction with registers (108 see Fig. 9 and Paragraph [0060] on page 5) in a register sub-file associated with the selected cluster; the architected registers (such as Ar1 and AR2 in Fig. 9) are target registers in which a result of the instruction is stored.

It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify Keckler et al.'939's system to comprise a register-renaming unit for

Art Unit: 2183

renaming target registers in an instruction with registers in a register sub-file associated with a cluster to which the instruction is dispatched; the register-renaming unit identifies a register to be used to store a value named by a target register in the instruction; issue-queue units each of which is associated with a corresponding one of the clusters, an issue-queue unit holding instruction renamed by the register-renaming unit until the renamed instruction is issued to be executed in a cluster associated with the issue-queue unit; each of the issue-queue units holds state identifying which instructions need to be executed; renaming target registers in the instruction with registers in a register sub-file associated with the selected cluster; and dispatching the instruction to the selected cluster wherein the instruction is executed by functional units; the architected registers are target registers in which a result of the instruction is stored, as taught by Levy et al.'755, in order to facilitate reorder or parallel operations to increase the processor performance for the Keckler et al.'939's system.

As to claim 8, Keckler et al.'939 also discloses: an instruction dispatch mechanism (Global Control Unit 26, see Fig. 3, and Col. 4, lines 32-33) for determining which of the clusters each instruction is dispatched to (see Col. 4, lines 65-67 and col. 5, lines 1-10).

Art Unit: 2183

As to claim 9, Keckler et al.'939 also discloses: the instruction dispatch mechanism (Global Control Unit 26, see Fig. 3, and Col. 4, lines 32-33) controls the issue-queue units to determine which of the instructions need to be executed (see Col. 4, lines 65-67 and col. 5, lines 1-10).

As to claim 16, Keckler et al.'939 also discloses: the register sub-files (Integer Register Files 50, or FP Register Files 52, see Fig. 3) each have a same number of registers (since all four clusters (22, 22, 22, 22, see Fig. 2) have the same Integer Register Files 50, or FP Register Files 52, see Fig. 3, see also col. 6, lines 22-25).

As to claim 17, Keckler et al.'939 also discloses: providing one write port (Integer Register Files 50, and FP Register Files 52 each have the write port for inputting the data thereto, see Fig. 3) for each of the register sub-files (see Fig. 3, see also col. 6, lines 22-25, regarding each cluster have Integer Register Files 50, and FP Register Files 52) so that a cluster associated with a register sub-file sends data to be written to a write port of the register sub-file (Integer Register Files 50, or FP Register Files 52, see Fig. 3).

Art Unit: 2183

***Conclusion***

5. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Van Gageldonk et al.'909 discloses: retargetable compiling system and method. As shown in Fig. 1, A plurality of culsters and register files are disclosed. The compact instruction set (Compact Instruction Format) covers a subset (RF1.sup.1, ALU1, L/S1, BU1) of the architecture, whereas the complete instruction set covers the entire architecture (RF1, UC1, UC2, RF2, UC3, UC4, RF3, UC5, UC6, RF4, UC7). White et al.'023 discloses: Superscalar microprocessor including flag operand renaming and forwarding apparatus. The flags are renamed to make possible the earlier execution of branch instructions which depend on flag modifying instructions. If a flag is not yet determined, then a flag tag is associated with the flag storage area in place of that flag until the actual flag value is determined. A flag operand bus and a flag tag bus are provided between the flag storage area and the branching functional unit so that the requested flag or flag tags are provided to instructions which are executed in the branching functional unit.

**Contact Information**

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dr. Henry Tsai whose telephone number is (703) 308-7600. The examiner can normally be reached on Monday-Thursday from 8:00 AM to 5:00 PM. If attempts to reach the examiner by telephone are unsuccessful, the examiner supervisor, Eddie Chan, can be reached on (703) 305-9712. Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the **TC 2100 receptionist whose telephone number is (703) 305-3900.**

7. In order to reduce pendency and avoid potential delays, Group 2100 is encouraging FAXing of responses to Office actions directly into **the Group at fax number: 703-872-9306.**

This practice may be used for filing papers not requiring a fee. It may also be used for filing papers which require a fee by applicants who authorize charges to a PTO deposit account. Please identify the examiner and art unit at the top of your cover sheet. Papers submitted via FAX into Group 2100 will be promptly forward to the examiner.

  
HENRY W. H. TSAI  
PRIMARY EXAMINER

September 16, 2004